I. Introduction
A buffer with complementary differential pair is capable to deliver stronger current and thus have better driving capability. As mentioned in [1], [2] . In order to achieve higher driving capability with low static power and low offset voltage, we design a newly developed telescope-cascade based buffer amplifier complementary differential input stages for low power and high resolution application in electronic display devices. As we know display resolution increases, load capacitance of buffer amplifier is increases, large number of buffer amplifier on a single chip creates power dissipation problem. Consequently, a high driving capability buffer amplifier with low static power consumption is requisite [1] .
There are many works on LCD-TFT drivers [1] [2] [3] [4] [5] , as mentioned in [1], [3] [4] [5] . In this paper a high performance, high speed CMOS buffer amplifier with low noise and rail to rail output swing is presented as mentioned in reference [6] . The power amplifier seems to be leading to configurations which take advantage of a common source type output stage in order to achieve higher load current capability along with a higher output swing as mentioned in reference [7] , [8] .The voltage buffer should improve while the buffer dissipates small quiescent current in the static state as mentioned in reference [9] , [10] . In the designing of buffer amplifier circuit, large gate capacitance of power transistor degrades the loop gain bandwidth of transistor and the slew rate at the gate drive of low power condition [11] , [12] .In the recent developments amplifier compensation techniques are used to improve the amplifier's ability to reduce noise on the main power supply [13] . In order to achieve high performance, high speed buffer, important parameters such as slew rate, tranconductance, voltage gain, total power consumption, leakage current and static power should be based on the process technology used in the design [15] , [16] . The experimental results are listed below along with comparison values formed in a table.
II. PROPOSED CIRCUIT AND OPERATION

BLOCK DIAGRAM
The designed buffer amplifier with two complementary differential input amplifiers is shown in Fig.1 
Design of Low Power and High Speed CMOS Buffer Amplifier with Enhanced Deriving Capability
The circuit was formed by a common source push-pull stages. Two auxiliary driving transistors are used for good swing characteristics. This technology is used to increase the driving capability of the whole circuit two transistors MAp and MAn are introduced in the given circuit. The two transistors MAp and MAn are used to control by two comparator NCMP and PCMP. NCMP are introduced as an N MOS transistor comparator circuit and PCMP are introduced as a P MOS transistor comparator circuit in the given circuit. The comparator circuit are mostly used to define how the circuit compares two voltages or current and switches it's output to indicate which is large they are commonly used in device such as analog to digital convertor(ADCs). The basic comparator will swing its output to ± at the lightest difference between its inputs but there are many variation where the output is designed to switch between two other voltage values also. The input may be tailored to make compares to an input voltage other than zero. The added comparators are used to reduce the power dissipation.
CIRCUIT DIAGRAM
Figure2. Circuit diagram of CMOS buffer amplifier (2) Where = Load capacitance Defining R8A (B) and R9A (B) as the channel resistance of the output transistor M8A and M8B and the auxiliary driving transistor M9 (A) and M9 (B) respectively. The positive slew rate of the CMOS buffer amplifier can be expressed by following equation:
Transistor M1A-M7A and M1B-M7B of the input differential pair are active when VIN reaches the centre of the supply voltage and biasing currents of the circuit are determined by VA and VB. The current of M3A (B) and M7A (B) can be expressed as
(4) The current through M7A and M7B is smaller than that through M3A and M3B that will derive M6A and M6B in the triode region and force VDS6A (B) close to 0 volt. The auxiliary driving transistor M9A and M9B will then stay off and consume no static power in that state. Hence, the aspect ratios of the auxiliary driving transistors can be designed with larger values to obtain higher driving capability without increasing power consumption. For a given slew rate SR and load capacitor, we assume that 1. Transistor Mp and Mn both are in saturation region. 
Equation (5) and equation (6) indicate to increase slew rate for a particular load capacitor of value 5nf. We assume that ∆ =1.3v with =1.5v and =2.8v then ≤ ≤ . Therefore, the upper bound transistor size is given below ( / ) , ≤ 
The upper bound transistor size Mn is given below ( ) , ≤ 
Then finally we arrange the transistors Mp and Mn within the range given below
We analyze the whole circuit through the pole and zero location of the input stage are given below Z ≈ Figure6.Leakage Current waveform Fig.7 shows the simulation result of slew rate whose threshold value is obtained 550.1v/µsec. A number of values are marked on the curve but we can observe peak threshold value Figure7. Slew Rate waveform Fig.8 show the simulation result of tranconductance at 180 nm technology obtained threshold value is 3.561 as marked belowby using cadence virtuoso tool. Fig.9 show the simulation result of voltage gain value marked in curve below is 12.11. This value is simulated at 180 nm technology by cadence virtuoso tool. 
Figure8. Tranconductance waveform
IV. CONCLUSION
This paper presents the design of a high speed and enhanced driving capability CMOS buffer amplifier with low static power which is suitable for the source driver of high resolution. As per the simulation result a high driving slew rate having value of 36.54 is achieved by keeping the voltage gain constant up to the value of 12.11. Its low power requirement 70.5µW, high slewing rate, high driving capability and accuracy makes the buffer amplifier more suitable for high resolution display viz. LCD and TFTs etc
